logo

IGEP SMARC

  • smarc1 Masterfile
  •  24B0629-WEB-01
  • IGEP SMARC PXA2128 FRONT2
  • IGEP SMARC AM335x FRONT2

SMARC (“Smart Mobility Architecture”) is an open-source computer Module standard maintained by the SGeT (“Standardization Group for Embedded Technologies”). SMARC Modules are small form factor (82mm x 50mm and 82mm x 80mm), low power (typically < 6W) computer modules that are used on a Carrier board that utilizes a 314 pin 0.5mm pitch right-angle memory socket (all modules are pin compatible) style connector to host the Module. SMARC Modules may utilize ARM, low power RISC or low power x86 CPUs / SOCs.

Features

  • Small form factor systems
  • Pin out suitable for ARM CPUs features
  • Multiple multimedia input/output
  • Gigabit Ethernet available
  • Large number of low level peripherals (industrial buses: CAN, UART, I2C, SPI)
  • Large number of memory buses (MMC, SATA)
  • Connection with generic devices via USB port
  • Passive heat dissipation (noiseless)
  • 314 pin 0.5mm pitch, all modules are pin compatible

Required functions

Pin group

Pin count

Primary function / Alternate function

LCD Support
HDMI
USB
SDIO
SPI
I2S
I2C
Serial
GPIO
Boot Sel
Power
GND
3
12
11
9
10
13
8
12
12
3
11
49
Panel and backlight enable, PWM
Display: HDMI / DP (DisplayPort)
3 ports, one is OTG (client or host); other 2 host only
1 port 4 bit
2 ports (one of the two may be a boot device)
3 ports plus Audio Master Clock
4 ports
4 ports (two 2 wire and two 4 wire)
General Purpose I/O (4 additional GPIO via Strap pins)
Boot device select pins
10 pins for Module input power; 1 for RTC
Grounds – circa 15% of total pins

Optional functions

Pin group

Pin count

Primary function / Alternate function

Parallel LCD
LVDS LCD
LCD Support
CSI0 / PCAM Hi
CSI1 / PCAM Lo
PCAM Support
GBE
PCIe
SATA
eMMC
SPDIF
CAN
Force Recovery
WDT
MISC
RSVD / AFB
RSVD / EDP_HPD
RSVD
Type Pins
28
10
3
7
10
6
12
28
5
11
2
4
1
1
12
20
1
1
2
Display: 24 bit parallel RGB data
Display: Single channel 18/24 bits LVDS data / eDP (Embedded Display Port)
Panel and backlight enable, PWM
Camera Input: CSI 2 lane / Parallel Camera Input D10:15
Camera Input: CSI 4 lane / Parallel Camera Input D0:9 Parallel Camera support signals
Parallel Camera support signals
Gigabit Ethernet
3 PCIe x 1 ports with supporting signals
1 port (may be boot device)
1 port 8 bit (may be boot device)
1 port
2 ports
Allow boot media recovery, with Module as USB client
Watch Dog Timer output
Power management pins
Reserved / Alternate Function Blocks (AFB)
Reserved / Future use for eDP HPD
Reserved
Pin straps used to distinguish Camera Usage

Products

SUPPORT


This email address is being protected from spambots. You need JavaScript enabled to view it.
This email address is being protected from spambots. You need JavaScript enabled to view it.
IGEP Community Wiki
IGEP Community Forum
IGEP Community Online Chat